

CLAIMS

What is claimed is:

- 1 1. An apparatus comprising:
2 a translation lookaside buffer (TLB) in a processor having a plurality of
3 TLB entries, each TLB entry being associated with a virtual machine extension
4 (VMX) tag word indicating if the associated TLB entry is invalidated according to
5 the processor mode when an invalidation operation is performed, the processor
6 mode being one of execution in a virtual machine (VM) and execution not in a
7 virtual machine, the invalidation operation belonging to a non-empty set of
8 invalidation operations composed of a union of (1) a possibly empty set of
9 operations that invalidate a variable number of TLB entries, (2) a possibly empty
10 set of operations that invalidate exactly one TLB entry, (3) a possibly empty set of
11 operations that invalidate the plurality of TLB entries, (4) a possibly empty set of
12 operations that enable and disable use of virtual memory, and (5) a possibly empty
13 set of operations that configure physical address size, page size or other virtual
14 memory system behavior in a manner that changes the manner in which a physical
15 machine interprets the TLB entries.

- 1 2. The apparatus of claim 1 wherein the invalidation operation is one
2 of (1) a loading of a first control register conditioned on a global bit, (2) an
3 execution of a page invalidate instruction, (3) a task switch that modifies the first
4 control register, (4) a loading of a second control register that modifies one of a
5 protected mode indicator and a page mode indicator, and (5) a loading of a third
6 control register that modifies one of a page size extension (PSE), a page global
7 enable (PGE), and a physical address extension (PAE).

- 1 3. The apparatus of claim 2 wherein the processor is in or not in
2 VMX mode [e1]and the TLB entry is not invalidated at loading of the first control

3 register when one of a transition into VMX mode (a VM entrance) and a transition
4 out of VMX mode (a VM exit) occurs.

1 4. The apparatus of claim 3 wherein the VMX tag word is a single bit
2 and
3 the VMX tag word is negated for a new TLB entry when the processor is
4 not in VMX mode and the VMX tag word is asserted for a new TLB entry when
5 the processor is in VMX mode; and
6 the TLB entry is invalidated when an invalidation operation is performed
7 and the VMX tag word is asserted and the processor is in VMX mode.

1 5. The apparatus of claim 4 wherein the TLB entry is invalidated
2 irrespective of value of the VMX tag word when an invalidation operation is
3 performed and the processor is not in VMX mode.

1 6. The apparatus of claim 4 wherein a field in a control register is
2 designated the translation lookaside buffer virtual machine extension (TLBVMX)
3 word and the TLB entry is invalidated when an invalidation operation is
4 performed and the VMX tag word matches the TLBVMX word and the processor
5 is not in VMX mode.

1 7. The apparatus of claim 3 wherein the VMX tag word is a single bit
2 and
3 the VMX tag word is asserted for a new TLB entry when the processor is
4 not in VMX mode and the VMX tag word is negated for a new TLB entry when
5 the processor is in VMX mode; and
6 the TLB entry is invalidated when an invalidation operation is performed
7 and the VMX tag word is negated and the processor is in VMX mode.

1 8. The apparatus of claim 7 wherein the TLB entry is invalidated
2 irrespective of the value of the VMX tag word when an invalidation operation is
3 performed and the processor is not in VMX mode.

1 9. The apparatus of claim 7 wherein a field in a control register is
2 designated the TLBVMX word and the TLB entry is invalidated when an
3 invalidation operation is performed and the VMX tag word matches the TLBVMX
4 word and the processor is not in VMX mode.

1 10. The apparatus of claim 1 wherein invalidation of a TLB entry by an
2 invalidation operation is further conditioned upon value of one or more control
3 words associated with the TLB.

1 11. The apparatus of claim 10 wherein the control word or words
2 associated with the TLB are located in one or more of the control registers of the
3 processor or in a Virtual Machine Control Structure (VMCS) in memory.

1 12. The apparatus of claim 11 wherein one of the control words
2 associated with the TLB is distinguished such that the VMX tag word is set to
3 match a distinguished control word for a new TLB entry, the distinguished control
4 word associated with the TLB being designated the TLBVMX word.

1 13. The apparatus of claim 12 wherein the TLBVMX word is set to
2 one of a plurality of values that constitute a proper subset of a set of all possible
3 values for a VMX tag word when the processor mode corresponds to execution in
4 a virtual machine (VM).

1 14. The apparatus of claim 13 wherein the TLB entry is invalidated
2 when an invalidation operation is performed and the value of the associated VMX

3 tag word matches the value of the TLBVMX word and the processor mode
4 corresponds to execution in a virtual machine (VM).

1 15. The apparatus of claim 14 wherein the one or more control words
2 associated with the TLB, including the TLBVMX word, are configurable when the
3 processor mode corresponds to execution not in a virtual machine.

1 16. The apparatus of claim 13 wherein the TLBVMX word is set to
2 one of a plurality of values that constitute a proper subset of a set of all possible
3 values for a VMX tag word when the processor mode corresponds to execution
4 not in a virtual machine.

1 17. The apparatus of claim 16 wherein a set theoretic intersection of
2 the plurality of values allowable for the TLBVMX word when the processor mode
3 corresponds to execution not in a virtual machine and the plurality of values
4 allowable for the TLBVMX word when the processor mode corresponds to
5 execution in a virtual machine (VM) is an empty set.

1 18. The apparatus of claim 16 wherein invalidation of a TLB entry by
2 an invalidation operation is further conditioned upon value of a second control
3 word associated with the TLB when the processor mode corresponds to execution
4 not in a virtual machine.

1 19. The apparatus of claim 18 wherein the TLB entry is invalidated
2 when an invalidation operation is performed and the associated VMX tag word
3 matches the second control word associated with the TLB and the processor mode
4 corresponds to execution not in a virtual machine.

1 20. The apparatus of claim 18 wherein the TLB entry is invalidated
2 when an invalidation operation is performed and the logical AND of the

3 associated VMX tag word and the second control word associated with the TLB
4 matches the TLBVMX word and the processor mode corresponds to execution in
5 a virtual machine, the second control word associated with the TLB being
6 designated the TLBVMX mask word.

1 21. The apparatus of claim 20 wherein access by software to configure
2 a portion of the TLBVMX word when the processor mode corresponds to
3 execution in a virtual machine (VM) is conditioned upon value of the TLBVMX
4 mask word such that software executing when the processor mode corresponds to
5 execution in a virtual machine (VM) is able to set the TLBVMX word to a value
6 such that the logical AND of a new value of the TLBVMX word and a value of
7 the TLBVMX mask word matches a logical AND of a previous value of the
8 TLBVMX word and the value of TLBVMX mask word.

1 22. The apparatus of claim 21 wherein the processor maintains a stack
2 of TLBVMX mask words such that
3 software executing when the processor mode corresponds to execution in a
4 virtual machine (VM) pushes the current value of the TLBVMX mask word onto a
5 processor-maintained stack and places a new value in the TLBVMX mask word
6 incident to a VM entrance,
7 the new value of the TLBVMX mask word is logically ORed with a
8 previous value of the TLBVMX mask word and stores the value in the TLBVMX
9 mask word so that a logical AND of the new value and the previous value is
10 guaranteed to equal the previous value of the TLBVMX mask word, and
11 a previously pushed value of TLBVMX mask word is automatically
12 popped from the processor-maintained stack incident to a VM exit.

1 23. The apparatus of claim 22 wherein the TLB entry is invalidated
2 when an invalidation operation is performed and a logical AND of the associated
3 VMX tag word and the TLBVMX mask word matches the value of the TLBVMX
4 word and the processor mode corresponds to execution in a virtual machine (VM).

5 24. The apparatus of claim 23 wherein the bits configured in the VMX
6 tag word and the TLBVMX word are determined by the current TLBVMX mask
7 word.

1 25. The apparatus of claim 24 wherein the bits configured in the VMX
2 tag word and the TLBVMX word are determined by an execution of a specified
3 processor instruction in a specified manner.

1 26. The apparatus of claim 25 wherein the execution of the specified
2 processor instruction in the specified manner returns a value that indicates the
3 number of bits cleared to 0 in the current TLBVMX mask word and the bits in the
4 TLBVMX word and VMX tag words are prevented from being read or configured
5 when the corresponding bits are set to 1 in the current TLBVMX mask word.

1 27. The apparatus of claim 18 wherein the TLB entry is invalidated
2 when an invalidation operation is performed and the logical AND of the
3 associated VMX tag word with a logical NOT of the second control word
4 associated with the TLB matches the TLBVMX word and the processor mode
5 corresponds to execution in a virtual machine (VM), the second control word
6 associated with the TLB being designated the TLBVMX inverted mask word.

1 28. The apparatus of claim 27 wherein access by software to configure
2 a portion of the TLBVMX word when the processor mode corresponds to
3 execution in a virtual machine (VM) is conditioned upon the value of the
4 TLBVMX inverted mask word such that software executing when the processor
5 mode corresponds to execution in a virtual machine (VM) is able to set the
6 TLBVMX word to a value such that a logical AND of a new value of the
7 TLBVMX word and the logical NOT of the TLBVMX inverted mask word
8 matches the logical AND of a previous value of the TLBVMX word and the
9 logical NOT of TLBVMX inverted mask word.

1 29. The apparatus of claim 28 wherein the processor maintains a stack
2 of TLBVMX inverted mask words such that
3 software executing when the processor mode corresponds to execution in
4 a virtual machine (VM) pushes the current value of the TLBVMX inverted mask
5 word onto a processor-maintained stack and places a new value in the TLBVMX
6 inverted mask word incident to a VM entrance,
7 the processor automatically logically ANDs the new value of the
8 TLBVMX inverted mask word with the previous value of the TLBVMX mask
9 word and stores the value in the TLBVMX mask word so that the logical OR of
10 the new value and the previous value is guaranteed to equal the previous value of
11 the TLBVMX mask word, and
12 a previously pushed value of TLBVMX inverted mask word is popped
13 from the processor maintained stack incident to a VM exit.

1 30. The apparatus of claim 29 wherein the TLB entry is invalidated
2 when an invalidation operation is performed and a logical AND of the associated
3 VMX tag word and the logical NOT of the TLBVMX inverted mask word
4 matches the value of the TLBVMX word and the processor mode corresponds to
5 execution in a virtual machine (VM).

1 31. The apparatus of claim 30 wherein the bits that software may
2 configure in the VMX tag word and the TLBVMX word is determined by the
3 current TLBVMX inverted mask word.

1 32. The apparatus of claim 31 wherein the method of determining the
2 bits that software may configure in the VMX tag word and the TLBVMX word is
3 to execute a specified processor instruction in a specified manner.

1 33. The apparatus of claim 32 wherein the executing the specified
2 processor instruction in a specified manner returns a value that indicates the

3 number of bits set to 1 in the current TLBVMX inverted mask word and the
 4 processor prevents software from reading or configuring bits in the TLBVMX
 5 word and VMX tag words when the corresponding bits are cleared to 0 in the
 6 current TLBVMX inverted mask word.

1 34. The apparatus of claim 16 wherein size of a VMX tag word and the
 2 TLBVMX word is determined by executing a specified processor instruction in a
 3 specified manner.

1 35. The apparatus of claim 34 wherein the processor is compatible with
 2 the Intel Architecture and the specified instruction is a CPUID instruction and the
 3 specified manner is to have a specified value in an EAX register when the CPUID
 4 instruction is executed.

1 36. A method comprising:
 2 associating a translation lookaside buffer (TLB) entry in a plurality of TLB
 3 entries in a processor with a virtual machine extension (VMX) tag word to
 4 indicate if the associated TLB entry is invalidated according to the processor mode
 5 when an invalidation operation is performed, the processor mode being one of
 6 execution in a virtual machine (VM) and execution not in a virtual machine; and
 7 performing the invalidation operation, the invalidation operation belonging
 8 to a non-empty set of invalidation operations composed of a union of (1) a
 9 possibly empty set of operations that invalidate a variable number of TLB entries,
 10 (2) a possibly empty set of operations that invalidate exactly one TLB entry, (3) a
 11 possibly empty set of operations that invalidate the plurality of TLB entries, (4) a
 12 possibly empty set of operations that enable and disable use of virtual memory,
 13 and (5) a possibly empty set of operations that configure physical address size,
 14 page size or other virtual memory system behavior in a manner that changes the
 15 manner in which a physical machine interprets the TLB entries.

1 37. The method of claim 36 wherein performing comprises performing
 2 the invalidation operation being one of (1) a loading of a first control register
 3 conditioned on a global bit, (2) an execution of a page invalidate instruction, (3) a
 4 task switch that modifies the first control register, (4) a loading of a second
 5 control register that modifies one of a protected mode indicator and a page mode
 6 indicator, and (5) a loading of a third control register that modifies one of a page
 7 size extension (PSE), a page global enable (PGE), and a physical address
 8 extension (PAE).

1 38. The method of claim 37 wherein the processor is in or not in VMX
 2 mode [e2]and the TLB entry is not invalidated at loading of the first control register
 3 when one of a transition into VMX mode (a VM entrance) and a transition out of
 4 VMX mode (a VM exit) occurs.

1 39. The method of claim 38 further comprising:
 2 negating the VMX tag word for a new TLB entry when the processor is not
 3 in VMX mode, the VMX tag word being a single bit;
 4 asserting the VMX tag word for a new TLB entry when the processor is in
 5 VMX mode; and
 6 invalidating the TLB entry when an invalidation operation is performed
 7 and the VMX tag word is asserted and the processor is in VMX mode.

1 40. The method of claim 39 wherein invalidating comprises
 2 invalidating the TLB entry irrespective of value of the VMX tag word when an
 3 invalidation operation is performed and the processor is not in VMX mode.

1 41. The method of claim 39 wherein invalidating comprises
 2 invalidating the TLB entry when an invalidation operation is performed and the
 3 VMX tag word matches the translation lookaside buffer virtual machine extension

4 (TLBVMX) word and the processor is not in VMX mode, the TLBVMX word
5 designating a field in a control register.

1 42. The method of claim 38 further comprising:
2 asserting the VMX tag word for a new TLB entry when the processor is
3 not in VMX mode, the VMX tag word being a single bit;
4 negating the VMX tag word for a new TLB entry when the processor is in
5 VMX mode; and
6 invalidating the TLB entry when an invalidation operation is performed
7 and the VMX tag word is negated and the processor is in VMX mode.

1 43. The method of claim 42 wherein invalidating comprises
2 invalidating the TLB entry irrespective of the value of the VMX tag word when an
3 invalidation operation is performed and the processor is not in VMX mode.

1 44. The method of claim 42 wherein invalidating comprises
2 invalidating the TLB entry when an invalidation operation is performed and the
3 VMX tag word matches the TLBVMX word and the processor is not in VMX
4 mode, the TLBVMX word designating a field in a control register.

1 45. The method of claim 42 wherein invalidating comprises
2 invalidating the TLB entry by the invalidation operation conditioned upon value
3 of one or more control words associated with the TLB.

1 46. The method of claim 45 wherein the control word or words
2 associated with the TLB are located in one or more of the control registers of the
3 processor or in a Virtual Machine Control Structure (VMCS) in memory.

1 47. The method of claim 46 further comprising distinguishing one of
2 the control words associated with the TLB such that the VMX tag word is set to

3 match a distinguished control word for a new TLB entry, the distinguished control
4 word associated with the TLB being designated the TLBVMX word.

1 48. The method of claim 47 further comprising setting the TLBVMX
2 word to one of a plurality of values that constitute a proper subset of a set of all
3 possible values for a VMX tag word when the processor mode corresponds to
4 execution in a virtual machine (VM).

1 49. The method of claim 48 wherein invalidating comprises
2 invalidating the TLB entry when an invalidation operation is performed and the
3 value of the associated VMX tag word matches the value of the TLBVMX word
4 and the processor mode corresponds to execution in a virtual machine (VM).

1 50. The method of claim 49 further comprising configuring the one or
2 more control words associated with the TLB, including the TLBVMX word, when
3 the processor mode corresponds to execution not in a virtual machine.

1 51. The method of claim 48 further comprising setting the TLBVMX
2 word to one of a plurality of values that constitute a proper subset of a set of all
3 possible values for a VMX tag word when the processor mode corresponds to
4 execution not in a virtual machine.

1 52. The method of claim 51 wherein a set theoretic intersection of the
2 plurality of values allowable for the TLBVMX word when the processor mode
3 corresponds to execution not in a virtual machine and the plurality of values
4 allowable for the TLBVMX word when the processor mode corresponds to
5 execution in a virtual machine (VM) is an empty set.

1 53. The method of claim 51 wherein invalidation of a TLB entry by an
2 invalidation operation is further conditioned upon value of a second control word

3 associated with the TLB when the processor mode corresponds to execution not in
4 a virtual machine.

1 54. The method of claim 53 wherein invalidating comprises
2 invalidating the TLB entry when an invalidation operation is performed and the
3 associated VMX tag word matches the second control word associated with the
4 TLB and the processor mode corresponds to execution not in a virtual machine.

1 55. The method of claim 53 wherein invalidating comprises
2 invalidating the TLB entry when an invalidation operation is performed and the
3 logical AND of the associated VMX tag word and the second control word
4 associated with the TLB matches the TLBVMX word and the processor mode
5 corresponds to execution in a virtual machine, the second control word associated
6 with the TLB being designated the TLBVMX mask word.

1 56. The method of claim 55 further comprising accessing by software
2 to configure a portion of the TLBVMX word when the processor mode
3 corresponds to execution in a virtual machine (VM) conditioned upon value of the
4 TLBVMX mask word such that software executing when the processor mode
5 corresponds to execution in a virtual machine (VM) is able to set the TLBVMX
6 word to a value such that the logical AND of a new value of the TLBVMX word
7 and a value of the TLBVMX mask word matches a logical AND of a previous
8 value of the TLBVMX word and the value of TLBVMX mask word.

1 57. The method of claim 56 further comprising maintaining a stack of
2 TLBVMX mask words by the processor such that
3 software executing when the processor mode corresponds to execution in a
4 virtual machine (VM) pushes the current value of the TLBVMX mask word onto a
5 processor-maintained stack and places a new value in the TLBVMX mask word
6 incident to a VM entrance,

7 the new value of the TLBVMX mask word is logically ORed with a
8 previous value of the TLBVMX mask word and stores the value in the TLBVMX
9 mask word so that a logical AND of the new value and the previous value is
10 guaranteed to equal the previous value of the TLBVMX mask word, and
11 a previously pushed value of TLBVMX mask word is automatically
12 popped from the processor-maintained stack incident to a VM exit.

1 58. The method of claim 57 wherein invalidating comprises
2 invalidating the TLB entry when an invalidation operation is performed and a
3 logical AND of the associated VMX tag word and the TLBVMX mask word
4 matches the value of the TLBVMX word and the processor mode corresponds to
5 execution in a virtual machine (VM).

1 59. The method of claim 58 further comprising determining the bits
2 configured in the VMX tag word and the TLBVMX word by the current
3 TLBVMX mask word.

1 60. The method of claim 59 wherein determining the bits configured in
2 the VMX tag word and the TLBVMX word comprises executing a specified
3 processor instruction in a specified manner.

1 61. The method of claim 60 wherein executing the specified processor
2 instruction in the specified manner comprises returning a value that indicates the
3 number of bits cleared to 0 in the current TLBVMX mask word; and preventing
4 the bits in the TLBVMX word and VMX tag words from being read or configured
5 when the corresponding bits are set to 1 in the current TLBVMX mask word.

1 62. The method of claim 53 wherein invalidating comprises
2 invalidating the TLB entry when an invalidation operation is performed and the
3 logical AND of the associated VMX tag word with a logical NOT of the second
4 control word associated with the TLB matches the TLBVMX word and the

5 processor mode corresponds to execution in a virtual machine (VM), the second
6 control word associated with the TLB being designated the TLBVMX inverted
7 mask word.

1 63. The method of claim 62 further comprising accessing by software
2 to configure a portion of the TLBVMX word when the processor mode
3 corresponds to execution in a virtual machine (VM) conditioned upon the value of
4 the TLBVMX inverted mask word such that software executing when the
5 processor mode corresponds to execution in a virtual machine (VM) is able to set
6 the TLBVMX word to a value such that a logical AND of a new value of the
7 TLBVMX word and the logical NOT of the TLBVMX inverted mask word
8 matches the logical AND of a previous value of the TLBVMX word and the
9 logical NOT of TLBVMX inverted mask word.

1 64. The method of claim 63 further comprising maintaining a stack of
2 TLBVMX inverted mask words by the processor such that
3 software executing when the processor mode corresponds to execution in
4 a virtual machine (VM) pushes the current value of the TLBVMX inverted mask
5 word onto a processor-maintained stack and places a new value in the TLBVMX
6 inverted mask word incident to a VM entrance,
7 the processor automatically logically ANDs the new value of the
8 TLBVMX inverted mask word with the previous value of the TLBVMX mask
9 word and stores the value in the TLBVMX mask word so that the logical OR of
10 the new value and the previous value is guaranteed to equal the previous value of
11 the TLBVMX mask word, and
12 a previously pushed value of TLBVMX inverted mask word is popped
13 from the processor maintained stack incident to a VM exit.

1 65. The method of claim 64 wherein invalidating comprises
2 invalidating the TLB entry when an invalidation operation is performed and a
3 logical AND of the associated VMX tag word and the logical NOT of the

4 TLBVMX inverted mask word matches the value of the TLBVMX word and the
5 processor mode corresponds to execution in a virtual machine (VM).

1 66. The method of claim 65 further comprising determining bits
2 configured in the VMX tag word and the TLBVMX word by the current
3 TLBVMX inverted mask word.

1 67. The method of claim 66 wherein determining the bits comprises
2 determining the bits configured in the VMX tag word and the TLBVMX word by
3 executing a specified processor instruction in a specified manner.

1 68. The method of claim 67 wherein the executing the specified
2 processor instruction in a specified manner comprises returning a value that
3 indicates the number of bits set to 1 in the current TLBVMX inverted mask word;
4 and preventing the bits in the TLBVMX word and VMX tag words from being
5 read or configured when the corresponding bits are cleared to 0 in the current
6 TLBVMX inverted mask word.

1 69. The method of claim 51 wherein determining comprises
2 determining size of a VMX tag word and the TLBVMX word by executing a
3 specified processor instruction in a specified manner.

1 70. The method of claim 69 wherein the processor is compatible with
2 the Intel Architecture and the specified instruction is a CPUID instruction and the
3 specified manner is to have a specified value in an EAX register when the CPUID
4 instruction is executed.

1 71. A processor comprising:
2 a translation lookaside buffer (TLB) having a plurality of TLB entries,
3 each TLB entry being associated with a virtual machine extension (VMX) tag
4 word indicating if the associated TLB entry is invalidated according to the

5 processor mode when an invalidation operation is performed, the processor mode
6 being one of execution in a virtual machine (VM) and execution not in a virtual
7 machine, the invalidation operation belonging to a non-empty set of invalidation
8 operations composed of a union of (1) a possibly empty set of operations that
9 invalidate a variable number of TLB entries, (2) a possibly empty set of operations
10 that invalidate exactly one TLB entry, (3) a possibly empty set of operations that
11 invalidate the plurality of TLB entries, (4) a possibly empty set of operations that
12 enable and disable use of virtual memory, and (5) a possibly empty set of
13 operations that configure physical address size, page size or other virtual memory
14 system behavior in a manner that changes the manner in which a physical machine
15 interprets the TLB entries; and
16 first, second, and third registers coupled to the TLB to store information
17 related to the invalidation operation.

1 72. The processor of claim 71 wherein the invalidation operation is one
2 of (1) a loading of the first control register conditioned on a global bit, (2) an
3 execution of a page invalidate instruction, (3) a task switch that modifies the first
4 control register, (4) a loading of the second control register that modifies one of a
5 protected mode indicator and a page mode indicator, and (5) a loading of the third
6 control register that modifies one of a page size extension (PSE), a page global
7 enable (PGE), and a physical address extension (PAE).

1 73. The processor of claim 72 wherein the processor is in or not in
2 VMX mode and the TLB entry is not invalidated at loading of the first control
3 register when one of a transition into VMX mode (a VM entrance) and a transition
4 out of VMX mode (a VM exit) occurs.

1 74. The processor of claim 73 wherein the VMX tag word is a single
2 bit and

3 the VMX tag word is negated for a new TLB entry when the processor is
4 not in VMX mode and the VMX tag word is asserted for a new TLB entry when
5 the processor is in VMX mode; and
6 the TLB entry is invalidated when an invalidation operation is performed
7 and the VMX tag word is asserted and the processor is in VMX mode.

1 75. The processor of claim 74 wherein the TLB entry is invalidated
2 irrespective of value of the VMX tag word when an invalidation operation is
3 performed and the processor is not in VMX mode.

1 76. The processor of claim 74 wherein a field in a control register is
2 designated the translation lookaside buffer virtual machine extension (TLBVMX)
3 word and the TLB entry is invalidated when an invalidation operation is
4 performed and the VMX tag word matches the TLBVMX word and the processor
5 is not in VMX mode.

1 77. The processor of claim 73 wherein the VMX tag word is a single
2 bit and
3 the VMX tag word is asserted for a new TLB entry when the processor is
4 not in VMX mode and the VMX tag word is negated for a new TLB entry when
5 the processor is in VMX mode; and
6 the TLB entry is invalidated when an invalidation operation is performed
7 and the VMX tag word is negated and the processor is in VMX mode.

1 78. The processor of claim 77 wherein the TLB entry is invalidated
2 irrespective of the value of the VMX tag word when an invalidation operation is
3 performed and the processor is not in VMX mode.

1 79. The processor of claim 77 wherein a field in a control register is
2 designated the TLBVMX word and the TLB entry is invalidated when an

3 invalidation operation is performed and the VMX tag word matches the TLBVMX
4 word and the processor is not in VMX mode.

1 80. - The processor of claim 71 wherein invalidation of a TLB entry by
2 an invalidation operation is further conditioned upon value of one or more control
3 words associated with the TLB.